

Guest lecture on "Overview of VLSI Design"

DATE: 3/9/2021

Event Coordinator(s)

1. Prof. Tejal Deshpande

Student Coordinator(s)

1. Spencer Lobo

Time & Place:

4th September,2021

11:30am to 1pm

Platform: Online (Google Meet)

Department:

EXTC

No of participants:

58

Dr. Sudhakar Mande, Associate Professor, Don Bosco Institute of Technology, Vidyavihar delivered a Guest lecture on "overview of VLSI Design" on Saturday 4th September, 2021 for Third Year students of the Department of Electronics & Telecommunication.

Because of COVID-19 pandemic situation the guest lecture was conducted on Google Meet online platform.

60 participants from T.E attended the session. Some of the important topics covered were Applications of VLSI Design in Emerging Technologies, Opportunities in VLSI Industry, Performance parameter of CMOS logic circuits, types of Power dissipation, Low power techniques for digital circuits etc

The participants found it very informative and well organized. They look forward for more sessions on Future in VLSI Design

Signing Authority
Name and Designation

Signing Authority Name and Designation Sandalule.

Signing Authority Name and Designation

Head of the Department

Department of Electronics and Telecommunication PRINCIPAL

Xavier Institute of Engineering
Mahim Causeway, Mahim (W), Mumbai Mahim, Mumbai - 400 016.

pack from Participants:

session was great and interesting.

as helpful learnt something new

y helpful. Thank you.

e information provided by sir was really informative and helpful

ssion was great 👈

elp us lot about visi design

eresting session

ecture was interesting but want to know more about this topic

ore such sessions

good session

was an awesome session full of knowledge and interesting conceptual things. Hope for more such essions


uture of VLSI..

Keep organizing more lectures like this


Google form Link of the feedback taken -


https://docs.google.com/forms/d/1aubUYzKgD6Pe Gk0ZzemtN2zsxi0Ng6PVHnj2Y2J NU/edit






Scanned by Scanner Go







Attendance Link - https://docs.google.com/forms/d/1M8mmwwl24caO1PW xzeWSLVQ3tE9YEEU83In65xzQQ/edit

MCQ Link - https://docs.google.com/forms/d/1i0nglPsH3Qobwr1WJI6-PUE8UYenX3tHofQQcW9MDH/edit

MCQ Questions

- National Policy on Electronics is released in -----year by Govt. of India.
 - A. 2016
 - B. 2017
 - C. 2018
 - D. 2019

ANSWER: D


- 2. The purpose of National Policy on Electronics is to increase
 - A. GDP
 - B. TAX
 - C. JOBS
 - D. All of above

ANSWER: D Which of the following is not Open source tool A. Synopsis B. Ngspice C. Opentimer D. Magic ANSWER: A Which of the following processor is design and developed by IIT 8 A. Shakti B. Ajit C. Celeron D. Skylane ANSWER: B 5. What is frequency of operation of first generation computer? A. 100Hz B. 100KHz C. 100MHz D. 1GHz ANSWER: C 6. What was the minimum feature size of MOSFET in the year 2015? B. 6um C. 100nm D. 22nm ANSWER: D 7. Which of the following step is not used in IC fabrication? A. Etching B. Cleaning C. Diffusion D. Metallization ANSWER: B 8. During MOS fabrication process, which of the following Mask is used after active mask? A. Contact B. Gate C. Metallization D. None of above

A.		
B.	3	
C.	4	
D.	5	
	NSWER: C	
	Which of the following is not Performance metric in Digital VLSI?	
	A. Speed	
	B. Power	
	C. Gain	
	D. Area	
	U. Alea	
	ANSWER: C	
	. In CMOS inverter tpLH depends on	
11.	A. Size of NMOS	
	B. Size of PMOS	
	C. Size of NMOS as well as PMOS	
	D. All of above	
	ANSWER: B 12. If two NMOS transistors each with trans conductance of Kn are connected in parallel, then what is trans conductance of Kn are connected in parallel, then what is trans conductance of Kn are connected in parallel, then what is trans conductance of Kn are connected in parallel, then what is trans conductance of Kn are connected in parallel, then what is trans conductance of Kn are connected in parallel, then what is trans conductance of Kn are connected in parallel, then what is trans conductance of Kn are connected in parallel, then what is trans conductance of Kn are connected in parallel, then what is trans conductance of Kn are connected in parallel, then what is trans conductance of Kn are connected in parallel, then what is trans conductance of Kn are connected in parallel, then what is trans conductance of Kn are connected in parallel, then what is trans conductance of Kn are connected in parallel, then what is trans conductance of Kn are connected in parallel, then what is transcript.	tar
	12 If two NMOS transistors each with trans conductance of Kn are connected in parameter	
,	equivalent parallel combination ?	
	A. Kn	
	B. 2Kn	
	C. 0.5Kn	
	D. 1.5Kn	
	ANSWER: B	
	Ala2Arc	

ANSWER: 8

How many mask are used in NMOS fabrication?



Guest lecture on "Overview of VLSI Design"

DATE: 3/9/2021 Dr. Sudhakar Mande, Associate Professor, Don Bosco Institute of Technology, Vidyavihar delivered a Guest lecture on "Overview of VLSI Design" on Saturday 4th September, 2021 for Third Year students of the Department of Electronics & Telecommunication. Event Coordinator(s) Because of COVID-19 pandemic situation the guest lecture was conducted on Google Meet online platform. 1. Prof. Tejal Deshpande 经 1 图 1 图 经 2 60 participants from T.E attended the session. Some of the important Student Coordinator(s) topics covered were Applications of VLSI Design in Emerging Technologies, Opportunities in VLSI Industry, Performance parameter of Spencer Lobo CMOS logic circuits, types of Power dissipation, Low power techniques for digital circuits etc The participants found it very informative and well organized. They look Time & Place: forward for more sessions on Future in VLSI Design 4th September,2021 11:30am to 1pm 图 日 總 在 改製 Platform: Online (Google Meet) Department: No of participants: Signing Authority Signing Authority Name and Designation Name and Designation and Designation Head of the Department Department of Electronics and Telecommunication PRINCIPAL

Xavier Institute of Engine Xavier Institute of Engineering
Mahim Causeway, Mahim (W), Mumbal Mahim, Mumbai - 400 016.